<u>REMARKS</u>

The objection to claim 4 has been addressed. The claim language "to strip" etc. is conventional claim language. It is short for "adapted to strip" etc.

Claim 1 calls, firstly, for writing the first data element into a first buffer separate from one or more other buffers. Secondly, claim 1 calls for preventing the first data element from being read from the first buffer.

Janoska teaches putting data into separate cells. He does not teach preventing the first data element from being read from said first buffer. Thus, without the two steps in combination, the citation of Janoska is ineffective. All Janoska teaches is putting things in different buffers, but he does not teach doing so to prevent the first data element from being read from the first buffer.

Likewise, the citation of Leung, with respect to preventing the first data element from being read from any of the first buffers should be reconsidered because, without the first of the claim steps (writing the first data elements), Leung has no pertinency. It is a combination of the two elements of the claim set forth above that are effective to enable the elimination of a data element such as the VLAN tag. Either one of them alone does nothing pertinent.

There is a total absence of any rationale to combine the two references.

The cited material in Janoska (column 1, lines 57-61) indicates that a need exists for a method and apparatus for buffering data cells in a communication switch that supports varying priority levels wherein the use of limited amount of buffering memory is efficient but able to accommodate occasional large bursts of data. While that may be an aim of the cited Janoska patent, merely putting the elements in separately partitioned buffers does not accomplish that goal and, therefore, Janoska's aim does not provide a rationale to modify Leung. Moreover, the use of varying priority levels is of no interest in the present application or the cited Leung patent. Thus, the provision of varying priority levels would not provide a rationale to combine Janoska with Leung. Neither reference suggests preventing the first data element from being read out from said first buffer. Thus, there is still a missing element.

The assertion that this preventing step is taught in Leung should be reconsidered because Leung does not even teach writing to separate buffers as already conceded. Therefore, Leung could not prevent data from such a buffer from being read when Leung never taught writing to such a buffer.

Reconsideration is respectfully requested.

Respectfully submitted,

Date: November 9, 2005

Timothy N. Trop, Reg. No. 28,994 TROP, PRUNER & HU, P.C. 8554 Katy Freeway, Ste. 100 Houston, TX 77024 713/468-8880 [Phone] 713/468-8883 [Fax]

Attorneys for Intel Corporation